

Integrated WOZ Machine (IWM)

Device Specification

Features

- * Backwards-compatible with 16 sector Disk 1[controller
- * Use of 7M (or 8 mHz) to minimize sampling error rate
- * Fast mode using 2 uS bit cells
- * Asynchronous mode with pollable handshake registers

WARNING

The IWM will not work reliably in synchronous mode with the 6502 using Apple II disk software. It will work with the CMOS version done by Western Design Center (RCS supplies this part as ECR65C02).

During the load accumulator instruction, if the B7 output of the INM changes to 1 just before the end of the microprocessor read window, the HEGATIVE flag may be set but A[7] remain O. This results in recognition of a "valid" byte. The accumulator will contain the byte except A[7] will be incorrect. The difference between the 5502 and the 55002 is that the latter uses regenerative feedback to force the latched input data to valid logic levels after the read window ends. This guarantees the HEGATIVE flag and A[7] will be equal after the load accumulator instruction.

The 6502 may be used if A[7] is not used in the de-nibblising process. A simple fix to the current routines is to force A[7] to a 1 by ORA #530 after reading the nibble.

General Description

The IWM is an integration of the Disk II floppy disc interface. When the IWM is reset, it becomes a controller compatible with the current Disk II interface in its operation with currently supported Apple II and /// software. In addition, the IWM has extensions including a status register, mode register, and multiple modes of operation. The IWM provides an asynchronous mode, a fast mode with a data rate twice that of Disk II, and an optional 1 second one-shot timer to hold the enable outputs low.

The IWM is a peripheral device that connects to a host data bus. The device generates and receives serial GCR encoded data. A programmable digital one shot is used for serial data recovery. The IWM generates buffered drive enables and phase line coutrol outputs.

343-0041-A Sheet 2 of 14

Packaging and Pin Assignment

The IWM is packaged in a standard 28 pin, 600 mil plastic DIP.

	+	+	
PHASE O	1	28 [PHASE I
PHASE 2	j 2	27	PHASE 3
AO	1 3	26	Vec
A1	4	25	Q3
A2	j 5	24	FCLK
A3	l 6	23	/RESET
/DEV	7	22	RDDATA
WRDATA	1 8	21]	Sense.
/wrreq	9	20	/ENBLE
DO .	10	19	/ENBL2
Dl	111	18	07
D2	112	17	D6
D3	113	16	D5
GND	114	15	D4

343-0041-A Sheet 3 of 14 The primary purpose of the IWM is to allow a microprocessor to read and write serial GCR (group code) encoded data. The IWM may be controlled by setting state bits and reading or writing registers. Setting a state bit and accessing a register is done simultaneously. The registers are the mode register, the status register, the write-handshake register, the read data register, and the write data register. The modes selected by the mode register include synchronous or asynchronous mode and slow or fast mode.

The data format is an 8 bit nibble with the MSB set. The MSB of the 8 bit data nibble is shifted in or written out first. A bit is transferred every bit cell time. The bit cell time defaults to 4 uS (set to 2 uS in fast mode). Therefore the data rate is one nibble every 32 uS (16 uS in fast mode). When writing data out, a one is written as a transition on the WRDATA output at a

The IWM is put into the write state by a transition from the write protect sense state to the write load state. In the synchronous mode, the time of that transition and every 8 03 periods (4 uS) thereafter, until LJ is cleared, marks the beginning of a write window. The duration of the write window is 4 periods of the Q3 input signal (2 uS). The data written at the last write the data to be shifted out. If the next write access has not occurred 32 us (64 Q3 periods) after a load, the write will be extended in multiples of 4 us periods) until another write access, and zeros will be shifted out.

In synchronous mode, Q3 clock input is used internally to generate the 32 and 40 uS timings, which would then be 64 and 30 of the Q3 clock input periods in duration, respectively, and the bit cell timings, 8 Q3 periods per bit cell

In asynchronous mode the write shift register is buffered and, when the buffer is empty, the IMM sets the MSB of the write-handshake register to a one-to indicate that the next data nibble can be written to the buffer. The buffer register may be written at any time during the write state. Only the register is transfered to the write shift register, is used.

In asynchronous mode CLK is used to generate the bit cell timings. In fast mode the CLK clock is equivalent to the clock input on FCLK. In slow mode CLK is equivalent to the clock input on FCLK divided by two. Therefore, in 7M and slow mode the bit cell time will be 28 FCLK clock input periods in duration, in 8M and slow mode the cell time will be 32 periods, and in 8M and shift register is loaded every 8 bit cell times starting seven CLK periods.

An underrun occurs when data has not been written to the buffer register between the time the write-handshake bit indicates an empty buffer and the time the buffer is transferred to the write shift-register. If an underrun occurs in asynchronous mode /WRREQ will be disabled (set to a TTL high state) and the /underrun flag will be set to zero. This occurrance can be detected by reading the write-handshake register before clearing state bit L7. Clearing state bit L7 will reset the /underrun flag.

When L6 and L7 are both zero the IWM is in the read state. When reading serial data, a falling transition within a bit cell window is considered to be a one, and no falling transition within a bit cell window is considered to be a zero. The receive data input on RDDATA is synchronized internally with the CLK clock. The synchronized falling transition is then discriminated to the nearest bit cell window using the 7/8 mHz FCLK clock signal in fast mode and the FCLK signal divided by two in slow mode. A digital one-shot data recovery scheme is used. Every falling transition establishes the bit cell windows, used by the data separator in the IWH to recover the following bits, until another falling transition is received.

In the read state the data is shifted into the LSB of the shift register, and the shift register shifts data from LSB to MSB. A full data nibble is considered to be shifted in when a one is shifted into the MSB. When a full data nibble is shifted into the internal shift register, the data will be latched by the read data register and the shift register will be cleared to all zeros so that it will then be ready to shift in the next data word.

In the synchronous mode the shift register is readable in any intermediate state with this exeception r when a one is shifted into the MSB, the shift register will appear, to the data bus, to be stalled for a period of two bit times plus four CLK periods. This is to allow the host processor time to poll the MSB to determine when data is valid. In asynchronous mode the data register will latch the shift register when a one is shifted into the MSB and will be cleared 14 FCLK periods (about 2 uS) after a valid data read takes place (a valid data read being defined as both /DEV being low and D7 (the msb) outputting a one from the data register for at least one FCLK period).

Read data bit cell windows

,

mode		Nclk#	period	data	notes
slow	7 X	7-2Ø 21-34 35-48	FCLK/2	1 Ø1 ØØ1	2.Ø-5.71+ uS 6.Ø-9.71+ uS 10.Ø-13.71+ uS
slow	8H	8~23 24-39 4Ø-55	FCLK/2	1 Ø1 Ø6;	window is 28 clks
fact	7:€	7-29 21-34 35-48	FCLX	1 81 881	window is 14 clks
fast	8M	8-23 24-39 4 <i>6</i> -55	FCLK	1 91 991	1.0-2.875+ us 3.0-4.75+ us 5.0-6.875+ us vindow is 16 clks

The table above shows how the data separator in the IWM discriminates between ones and zeros when reading. Nolks is the number of clock periods between falling transitions of the internally synchronous version of RDDATA. The clock period is either that of the FCLK input or that of the FCLK input divided by two in slow mode. Each falling transition resets the read data windows for subsequent data to be relative to that transition. The data patterns noted above are the bit patterns that are shifted in as a result of the transitions and the absence of transitions in their respective windows.

In port operation, which is asynchronous mode true and latch mode false with /DEV held low indefinitely, read data will appear and change as if the IWM were being continually read. In port operation the MSB can be used to continually clock data into external registers. The MSB will be cleared at least six FCLK periods before being set. Except in port operation, in asynchronous mode the latch mode bit should be set (for reliability in clearing the data register after a read).

Data written to the IWM is sampled by the zaro to one transition of the logical OR of Q3 and /DEV . In asynchronous mode the Q3 input may be tied low.

1. Vcc CMD

+5 volt supply Ground reference and negative supply

2. Device Control Signals

A1-A3

These three inputs select one of the 8 bits in the state register to be updated.

AØ

The data input to the state bit selected by Al-A3. The state to which the addressed state bit is set by an operation will select the register to be accessed by that operation.

Also the /READ input. A low on this input enables the IWM to send the register selected by se state onto the data bus.

DØ-D7

The bidirectional data bus .

/DEA

FCLK

Active low device enable. The falling edge of /DEV latches information on AD-A3. The rising edge of the logical function (Q3 OR /DEV) qualifies write register data.

Clock input for the serial data logic;

either 7 or 8 MHz.

2.5 Mhz clock input used to qualify the timing of the serial data being written out in the synchronous mode.

/RESET

Active low system reset input. When asserted, this signal places all IWM outputs in their inactive state, and sets the state and the modes to their defaults.

3. Inputs (2)

RDDATA

The serial data input. The falling transition of each pulse is synchronized by the IWM.

SENSE

An input to the IWM that can be polled via the status register.

11

343-0041-A Sheet 7 of 14

4. Outputs (8)

WRDATA

The serial data output. A transition occurs on this output for each one bit.

/ENBL1 , /ENBL2

Programmable buffered output lines. No more than one enable may be low at any time. If an enable is low than Motor-On is true.

If the 1-second on board timer is enabled then the selected one will stay low for about 1 second after it is programmed high.

/WRREQ

This signal is a programmable buffered output line.

PHASEØ-3

These are programmable output lines. A true TTL logic "1" (2.4 volts) can be-maintained even while driving two darlington inputs in parallel.

343-0041-A Sheet 8 of 14

State Register

This is an 8-bit write-only pseudo-register. The bits in this register are individually addressed by A3,A2,A1. The data on AB is latched into the addressed state bit by /DEV low. All eight state bits are reset to B by

Not only do the state bits control certain chip functions and outputs, the setting of two of the state bits L6 and L7, and Motor-On, internally select which register is to be selected and whether the operation is to be a read or a write. If an operation occurs that changes the state of one of these bits to a new state, that new state will select the register to be accessed during that operation and whether that operation is to be a read or a write.

Address	Name	Function
Ø		**************************************
1		A 1 in this bit will drive PHASES to a high state.
2		PHASEI
4	T.W	PHASE2
5	LMotor-On Drive-Sel	A I on LMotor-On sets the enable selected below low
6	L6	A 1 on this bit selects /ENBL2; a 9 selects /ENBL1
7	L7	(see description below) (see description below)
The stat	e bits 7.7 .	region)

The state bits L7 and L6, and Hotor-On, select which register is available to be read or written. Other registers are read during any operation in which AB is a zero. A register is written when both L6 and L7 are set or are being set to 1 and AB is a one.

The combination of L7 and Motor-On and /underrum enables /WRREQ low.

L7 L6 Motor-On		Motor-On	register operation selected	enables /WRREQ low.		
D D	5 5	ø 1	read all ones	State Name		
1 1	5 1 1	x \$ 1	read status register read write-handshake register write mode register write data register	Read Write-Protect Sense Write Mode Set Write Load		

```
Mode register ( a write only register )
```

All eight mode bits are reset to \$ by /RESET low.

```
bit function

LSB Ø 1 = latch mode (should be set in asynchronous mode)

1 Ø = synchronous handshake protocol; 1 = asynchronous

2 Ø = l-second on board timer enable; 1 = timer disable

3 Ø = slow mode; 1 = fast mode ( 2 uS bit cell timing )

4 Ø = 7hHz; 1 = 8hHz (7 or 8 mHz clock descriptor)

1 = test mode; β = normal operation

5 I = HZ-reset

HSB 7 reserved for future expansion
```

In latch mode the msb of the read data is latched internally during /DEV low (this internally latched msb is then used for the determination of a valid data read).

If the I-second timer bit is a zero then the enable (/ENBL1 or /ENBL2) selected by Drive-Sel will be held low for 2~23 +-100 FCLK periods (about 1 second) after the LMotor-On state bit is reset to zero. If the latch mode bit is set the timer is not guarantsed to count up to 2~23. Motor-On is synonomous with either /ENBL1 or /ENBL2 being low.

Fast mode selects a bit cell time of 2 uS instead of 4 uS. The 7/8 mHz descriptor indicates whether the input clock (FCLK) is to be divided by 7 or 8 to provide 1 uS internal timings.

When the test mode bit is a 1, device operation is unspecified, except that status register bit 5 can always be read and that the mode register can always be set.

Status register (a read-only register)

bit	function
0-4	same as mode register
5	1 = either /ENBL1 or /ENBL2 is currently active (low)
6	1 = MZ (reset to 0 by /RESET and MZ-reset)
7	I = SENSE input high; \$ = SENSE input low

The HZ bit is reserved for compatibility with future products and should always be read as a zero.

Handshake Register (a read only register)

bit	function
	
Ø-5 6 7	reserved for future use (currently read as ones) 1 = write state (cleared to Ø if a write underrun occurs) 1 = write data buffer register ready for data

Data Register

11

The operation of the data register depends on the setting of state bits L6 and L7 and on the synchronous mode bit. With L6 and L7 clear, the data register operates as a read data register. With L7 set the data register operates in the write state as a write data buffer.

343-0041-A . Sheet 11 of 14

Maximum Ratings

supply voltage input voltage

voltage -0.3 to +7.0 ∨ voltage -0.3 to +7.0 ∨

storage temperature operating temperature

-35 to +125 degrees C (ambient)

DC characteristics

parameter	min	max	units	notes
supply voltage	4.75	5.25	Volts	
		60	m.A	5
•		9. 8	¥	3
Input high	2.6	_	-	Ĭ
input leakage	<u> </u>	166	-	7
TTL output low				•
TTL output high	2.4	<u> </u>	-	
	- + -		•	
sink current at Vol	3.2	=	ma ma	2
	supply voltage supply current Input low Input high input leakage TTL output low TTL output high source current at Voh	supply voltage 4.75 supply current — Input low — Input high 2.8 input leakage — ITL output low ITL output high 2.4 source current at Voh .32	supply voltage 4.75 5.25 supply current — 60 Input low — \$.8 Input high 2.\$ input leakage — 100 TTL output low — .4 TTL output high 2.4 source current at Voh .32	supply voltage 4.75 5.25 Volts supply current — 60 mA Input low — 8.8 V Input high 2.6 — V input leakage — 188 uA TIL output low — .4 V TIL output high 2.4 — V source current at Voh .32 — mA

Notes

1. Inputs.

The inputs have static protection. All IWM inputs and bidirectional lines in the input mode are high impedance except as noted below:

WPROT and /RDDATA: pullup to VCC of 16K ohms nominal (source current of 86 to 666 uA at 6 Volts with VCC = 5.25V

2. Outputs Ioh and Iol apply to DØ thru D7 and WRDATA. The following output lines have special drive capabilities, noted below.

/ENBL1, /ENBL2: Sink current of at least 5.0 mA at Vol Source current of at least 40 uA at Voh Sink current of at least 10.0 mA at Vol Source current of at least 40 uA at Voh

PHASE 0, PHASE 2

Source current of at least 1.0 mA at Voh

Source current of 0.5 mA when pulled down to 3.0 v.

Sink current of at least 2.4 mA at Vol

PHASE 1: Source current of at least 1.0 mA at Voh
Source current of 0.5 mA when pulled down to 3.0V
Sink current of at least 12.4 mA at Vol

- 3. TTL Villis also referred to as a zero.
- 4. TTL Vih is also referred to as a one.
- 5. At 5.25 V over full operating temperature range.

343-0041-A Sheet 12 of 14

AC characteristics

sym	parameter	min	m (x	units	notes
tas	AD-A3 to /DEV, fe				
tah	/DEV, re to A0-A3 invalid	48		nS	setup
tds	data to (Q3 OR /DEV), re	-1		n\$	addr hold
tdh	(Q3 OR /DEV), re to data	58		nS	setup
t da	/DEV, fe to data out	19		n\$	data hold
tdsl	/DEV low	-	180	nS	access, 1.
tdsh	/DEV high	200		nS	6.
tde	DEV to /ENBLE or /WRREQ	450	_	nS	••
tdph	/DEV to PHASEX		5Ø Ø	nS	2.
trdb	RDDATA high time	_	5ØØ	nS	2.
tckh	FORTH WIRD CIME	300		nS	5.
tckl	FCLK high time	5₫	200	nS	٦.
tckp	FCLE low time	5₫	209	nS	
tckpt	FCLK period, with timer	126	143	nS	
todsl	rulk period, no timer	126	500	nS	• •
tqdsh	Q3, re to /DEV, fa	1	200	ກ . ລ	11.
tq3h	Q3, re to /DEV, re	ì	200	=	7.
-	Q3 high	266	306	DS - C	7
tq31	Q3 low	198		n\$	7.
tdmsbh	DØ-6 valid to D7 re	5 g		nS.	7.
tres	RESET low time	5 00		n\$	8.
trwrh	/RESET to /WRREQ high	— —		nS	1 6.
tsj	sampling jitter		300	пS	••
tckwr	write clock, re to WRDATA	~~	10	n\$	4.
turj	write data jitter	_	506	nS	9.
ср	input pin capacitance	_	15	n\$	9.
		. —	15	₽ F	

notes

- 1. Load = 130 pF and 8 LS TTL loads
- 2. Load = 100 pf and rated maximum current
- 3. fe = falling edge (TTL high to low) re = rising edgs
- 4. tsj is the uncertainty window in sampling the asynchronous input RDDATA and synchronizing it internally with CLK at any constant Vcc and temperature.
- 5. trdh and trdl must be at least twice the period of CLK to be properly synchronized.
- 6. the time between 2 successive /DEV selects will be greater than 2 CLK periods, and in synchronous mode will be no less than 1 Q3 period. /DEV may be held low indefinitly.
- 7. These apply to the synchonous mode only. In other modes Q3 may be held
- 8. If, when /DEV is low, data on DØ-7 is changing to a word with D7 high, the data on DD-6 must become valid before the rising edge of D7 .
- 9. tckwr is the time from FCLK, re, in asynchronous mode, or Q3, re, in synchronous mode, to changes in the output WRDATA, driving a load of
 - twrj is the change in tokwr from edge to edge of WRDATA at any constant Vcc and temperature.
- 18. for test purposes tres must be at least 24 times tckp .
- 11. jckpt is max FCLK period with 1-second timer disabled.

This specification is confidential to Apple and contains proprietary information.

changes from earlier specs

AD-3 pinout corrected /ENBL1 and /ENBL2 pinout corrected tdmsbh specified latch mode added (change to breadboard also)

changes from rev#11 spec (4/16/82)

DF-7 pinout changed to facilitate IC layout write jitter specified

changes from rev#12 spec (5/5/82)

Address setup time changed to 40 nS

changes from rev#14 spec (6/4/82)

LMotor-On different from Motor-On Phase lines sink 2.4 mA tres test condition added underrun and other nomenclatured cleared up

changes from rev#17 spec (8/17/82)

read data stall time changed to 4 CLKs relaxed AC and DC characteristics

rhn \$2/\$5/82 bcs \$1/11/82 ws 1\$/2\$/81 wor 1978,79

١,

343-0041-A Sheet 14 of 14

